

### 5.3 Connecteur ISP norme TL

Projet : IUT5

Info : [DIV512]

Révision : 1 du 3 février 2007

Révision : 2 du 14 février 2007





Figure 5.2. Connecteur ISP (images-maquettes\ISP-TL-12.jpg).


### 5.4 Désignation des composants


Tableau 5.2. Liste de composants (projets-iut5.xls / AT8535).


N°	Quantité	Référence	Désignation	Empreinte
1	1	C1	100nF	CK06
2	1	D1	3mm 2mA	LED3
3	1	D2	1N4148	DO35
4	1	JP1	CONNECTOR DB25	DSUB-25
5	1	JP2	ISP	10SH100L
6	1	R1	1.5k	RC04
7	1	R2	4.7k	RC04
8	1	U1	74HC244	20DIP300




Auteur : Thierry LEQUEU		
Title Connecteur ISP		
Size A	Document Number IUT5 \ [DIV512] \ AT8535 \ ISP	Rev 2
Date: Saturday, February 03, 2007	Sheet 1	of 1












DRILL CHART				
SYM	DIAM	TOL	QTY	NOTE
x	0.610 mm		20	
+	0.787 mm		16	
◇	0.991 mm		10	
⊠	1.067 mm		25	
⊞	3.048 mm		2	
TOTAL			73	

Octal buffer/line driver; 3-state

74HC/HCT244

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$\overline{1OE}$	output enable input (active LOW)
2, 4, 6, 8	1A <sub>0</sub> to 1A <sub>3</sub>	data inputs
3, 5, 7, 9	2Y <sub>0</sub> to 2Y <sub>3</sub>	bus outputs
10	GND	ground (0 V)
17, 15, 13, 11	2A <sub>0</sub> to 2A <sub>3</sub>	data inputs
18, 16, 14, 12	1Y <sub>0</sub> to 1Y <sub>3</sub>	bus outputs
19	$\overline{2OE}$	output enable input (active LOW)
20	V <sub>CC</sub>	positive supply voltage



Octal buffer/line driver; 3-state

74HC/HCT244




Fig.4 Functional diagram.

FUNCTION TABLE

INPUTS		OUTPUT
$\overline{nOE}$	$nA_n$	$nY_n$
L	L	L
L	H	H
H	X	Z

Note

1. H = HIGH voltage level  
 L = LOW voltage level  
 X = don't care  
 Z = high impedance OFF-state